Abstract-A high-performance architecture of elliptic curve scalar multiplication based on the Montgomery ladder method over finite field GF ð2 m Þ is proposed. A pseudopipelined word-serial finite field multiplier, with word size w, suitable for the scalar multiplication is also developed. Implemented in hardware, this system performs a scalar multiplication in approximately 6dm=weðm À 1Þ clock cycles, and the gate delay in the critical path is equal to T AND þ dlog 2 ðw=kÞeT XOR , where T AND and T XOR are delays due to two-input AND and XOR gates, respectively, and 1 k ( w is used to shorten the critical path.
INTRODUCTION
E LLIPTIC curve scalar multiplication kP , where k is an integer and P is a point on the curve, is a fundamental operation in elliptic curve cryptosystems. In the recent past, a number of hardware architectures have been proposed in the literature to speed up this operation, for example, see [1] , [2] , and [3] . Among them, parallel and pipeline structures have emerged as the most promising ones for high-performance systems.
Elliptic curve scalar multiplication is normally performed by repeating point addition (ECADD) and doubling (ECDBL) operations over the curve in some special way. ECADD and ECDBL operations in turn rely on finite field (FF) operations such as addition/subtraction, multiplication, and inversion. Elliptic curve scalar multiplication is quite different from field multiplication. One way to achieve parallel and pipelined scalar multiplication is to decompose ECADD and ECDBL operations into FF operations, which result in a sequence of FF addition, subtraction, squaring, multiplication, and inversion operations. Proper grouping of these field operations reveals new possibilities for optimization. This idea is used in [1] , [2] , [4] , and [5] to achieve parallelism and/or pipelining in the scalar multiplication operation. In [5] , a number of multipliers are used in parallel. In [4] , FF operations are optimized for the singleinstruction multiple-data (SIMD) architecture. In [2] , such a grouping has been used for obtaining pipelining and systolic operations. In [1] , the sequence of operations is divided into a collection of uniform (similar) atomic blocks, where each block consists of a number of FF operations. This leads to a pipelined algorithm, in which two blocks of operations run in parallel and consequently require a double-sized hardware. The idea of atomic blocks has been used in [6] as a low-cost solution to achieve immunity against simple power analysis (SPA) attacks on the scalar multiplication.
Elliptic curve processors (ECPs) may be seen as arithmetic processors, where instead of integer/floatingpoint arithmetic, FF arithmetic is performed. Therefore, all traditional architectural optimizations such as runtime parallelism detection, jump or branch prediction, and pipelining are applicable. Unlike general-purpose processors, ECPs do not execute a random sequence of computations. Rather, they execute a specific sequence of FF computations, known as scalar multiplication, and once the sequence is selected and optimized for execution, there is no need for change. Runtime detection of parallelism has been employed in [3] and [7] . In general, this approach imposes complexity overhead. However, it is effective when the execution of multiple algorithms is required. Since scalar multiplication algorithms can be optimized offline, VLIW architectures could be an alternative to the superscaling approach employed in [7] .
Grouping of FF operations using uniform blocks with comparable computational complexity is a key factor in the implementation of parallel and/or pipelined algorithms. Among the FF operations, the execution time of a squaring operation varies considerably depending on the type of fields-prime or extension. For field GF ðpÞ, where p is prime, the complexity of squaring is comparable to the complexity of multiplication. This approach has been used in [1] to create the uniform grouping and atomic blocks. However, in binary extension field GF ð2 m Þ, when the irreducible polynomial defining the field is known in advance, the complexity of squaring is significantly lower than that of multiplication and, under certain situations, becomes comparable to that of addition [3] , [8] , [9] . In practice, FF squaring, like FF addition, can be performed in one clock cycle. For example, in the prime field, a multiplication or a squaring operation may be grouped with an addition, while in the extension field, a multiplication should be grouped with an addition or squaring to construct computation blocks with the same complexity. In fact, the pipelining scheme introduced in [1] would not be possible/efficient over GF ð2 m Þ with known irreducible polynomial. Therefore, depending on the complexity of FF squaring, a different approach to the grouping is needed for elliptic curve computations.
FF multiplication is the bottleneck of scalar multiplication, especially using projective coordinates. Most highspeed ECPs in GF ð2 m Þ use a word-serial (WS) FF multiplier, either in direct form [3] , [10] or in the Karatsuba form [3] , [11] , [12] . Assuming the field size of 2 m elements and the word size of w bits, a typical WS multiplication algorithm is normally performed in dm=we iterations. It is also common in the literature to ignore the execution time of FF addition (and, sometimes, FF squaring) compared to the execution time of FF multiplication. Simple analyses show that scalar multiplication is achievable in Nðm À 1Þdm=we clock cycles, where N is the number of FF multiplications in one iteration of the scalar multiplication loop. However, this level of performance has not been reported in the literature yet, and the main four reasons appear to be the following:
1. In the hardware implementation of WS FF multipliers, a few extra clock cycles are spent on loading inputs and unloading outputs [3] , [9] , [10] . In practice, this leads to a total of dm=we þ c clock cycles for one multiplication using a WS multiplier. Typically, the value of c is 3 for elliptic curves that are of practical interest [3] , [9] , [10] . For other FF arithmetic units, like the adder and squarer, extra clock cycles are spent to transfer data to and from memory/register file as well. Table 1 compares the execution times of these operations in terms of clock cycles as reported in various articles. 2. For the high-speed hardware implementation of operations of GF ð2 m Þ, the computation times of addition and squaring in terms of the number of clock cycles are comparable to that of multiplication (see Table 1 ) and may not be ignored. 3. In a typical processor architecture, the computation units are connected to the memory/register file or to each other by a common bus. If two units require data at the same time, one of these wait or has to stay idle until the other unit releases the bus. This could lead to a large number of idle cycles for the computation units [9] . 4. The FF multiplier, which occupies the bulk of hardware in a high-performance design, is not used efficiently. In some cases, the inputs of one FF multiplication depend on the output of the previous FF operation. Therefore, the FF multiplier, if implemented in pipelined form, stays idle while waiting for the next input. This is specifically true in two consecutive iterations of the scalar multiplication loop.
This work proposes an architecture/scheme for elliptic curve scalar multiplication over binary extension field GF ð2 m Þ that alleviates the above-mentioned problems. In this scheme, the output of one field multiplication operation is not used as an input to the next multiplication operation; rather, the underlying FF operations of the scalar multiplication are divided into two streams (addition/squaring and multiplication) that are executed in parallel, and simultaneous loading of operands to the multiplier and adder/squarer is permitted. The proposed scalar multiplication scheme achieves better performance by preventing the FF multiplier to become idle anytime during the entire m À 1 iterations of the scalar multiplication loop.
We demonstrate the effectiveness of the scalar multiplication scheme by applying it to a classical processor architecture, which uses a pseudopipelined WS FF multiplier. This multiplier computes one multiplication every dm=we clock cycles instead of dm=we þ c, where dm=we ¼ 4 and c ¼ 3, as reported in the literature for practical applications [3] , [9] . A decrease in the number of clock cycles from seven to four is extremely useful and comes without any significant cost, since the hardware added for pipelining is negligible compared to the rest of the multiplier. This multiplier enables us to access relevant variables in parallel with FF computations.
The organization of the remainder of this article is described as follows: Section 2 briefly reviews the Montgomery scalar multiplication algorithm, which has been used in a number of hardware implementations [3] , [5] , [10] , [13] , [14] , [15] . There are data dependencies in the steps of the algorithm, and hence, the latter cannot be readily executed in a pipelined fashion as desired. In Section 3, we develop a pipelined version of the scalar multiplication scheme. In Section 4, we adapt an architecture of an FF multiplier suitable for the proposed scalar multiplication scheme. In this section, implementation issues are also considered, and some results are presented. Finally, concluding remarks are given in Section 5.
REVIEW OF THE MONTGOMERY SCALAR MULTIPLICATION
Points on an elliptic curve E, defined over a finite field GF ð2 m Þ, along with a special point called infinity and a group operation known as point addition, form a commutative finite group. If P is a point on the curve E and k is a positive integer, computing m ÞÞ ¼ rh, where r is a large prime and h is a small integer, and P and Q have order r. Scalars such as k are random integers, where
m , the binary representation of k ¼ P nÀ1 i¼0 k i 2 i has n bits, where k i 2 f0; 1g, and n % m. Scalar multiplication is the most dominant computation part of elliptic curve cryptography (ECC). More on this can be found in [16] and [17] .
Points on elliptic curves can be represented using affine or projective coordinates. Each point operation, namely, point doubling or addition, requires I þ 2M þ S cycles in affine coordinates [17] . The extended euclidean [3] and Itoh-Tsujii [18] algorithms for FF inversion over GF ð2 m Þ requires 2m and ðmÀ1ÞSþðblog 2 ðmÀ1ÞcþhðmÀ1ÞÀ1ÞM clock cycles, respectively, where hðjÞ is the number of nonzero bits in the binary representation of the integer j. Using projective coordinates, only one inversion at the end of scalar multiplication is required at the expense of extra multiplications in the point operation formulas. If the complexity of inversion over the underlying field is significantly higher than that of multiplication, then it may be advantageous to represent points using projective coordinates. This is the case for the processors in Table 1 . The affine coordinate representation could be suitable for architectures that employ serial multipliers. For two interesting ECP implementations using affine coordinates, the reader is referred to [2] and [13] .
Algorithm 1 shows the projective version of the Montgomery scalar multiplication scheme for nonsupersingular elliptic curves over binary fields as it was introduced in [19] . In this algorithm, MaddðX 1 ; Z 1 ; X 2 ; X 2 Þ, MdoubleðX 1 ; Z 1 Þ, and MxyðX 1 ; Z 1 ; X 2 ; X 2 Þ are functions for point addition, point doubling, and conversion of projective coordinates to affine coordinates. The computations involved in these functions can be found in the Appendix. The reader is referred to [16] and [19] for a detailed explanation.
Algorithm 1. Montgomery scalar multiplication in projective coordinates
0, y 0 {This part is provided to have a complete presentation of algorithm. In practice, the algorithm inputs must be checked for validity before entering the scalar multiplication unit.} 4:
This algorithm has been used in several high-speed ECC implementations [3] , [10] , [20] . For a straightforward implementation in hardware, it may take as many as
where M, A, S, and I are the number of clock cycles required for multiplication, addition, squaring, and inversion, respectively, in the underlying FF, and m is the dimension of the binary extension field GF ð2 m Þ.
ARCHITECTURE FOR SCALAR MULTIPLICATION
Since the FF multiplier is the bottleneck of scalar multiplication, it requires special consideration for realizing high-performance architecture for scalar multiplication. One of our goals is to utilize the multiplier in such a way so that it effectively becomes the sole component that determines the time duration of each pass of the loop in the scalar multiplication algorithm. Our other goal is to keep the multiplier core working during the entire time of the loop of the algorithm including the transition from one iteration to the next iteration.
Merging of Two Execution Paths
In order to keep the algorithm uniform and suitable for hardware implementation, we can merge the two k i dependent execution paths of Algorithm 1. It is sufficient to swap X 1 with X 2 and Z 1 with Z 2 before computation and swap them back afterward if k i equals to one, as it is shown in Algorithm 2. In hardware, when an indexing mechanism is utilized to access variables X 1 , X 2 , Z 1 , and Z 2 , swapping can be easily performed by exchanging the address lines to these registers or by an equivalent mechanism. Such swapping can be done on the fly using combinational logic only. A swap signal can be generated using the state of k iÀ1 and k i . It can then be applied to the address logic of the register file.
We assume fixed irreducible polynomial, which implies that the complexity of squaring is equal to that of addition [8] . It is also assumed that the multiplication takes longer than addition and squaring, which makes the critical path of the scalar multiplication operation dependent only on the FF multiplication. The case of generic polynomials, i.e., unnamed curves or scalable processors and multiple fixed polynomials are discussed at the end of this section and the next section, respectively.
Parallel Execution
If the FF operations required for each Madd(.) and Mdouble(.) as defined in the Appendix are performed in sequence, then each pass of the main loop of Algorithm 2 will require about 6M þ 3A þ 5S clock cycles.
Algorithm 2. Scalar multiplication algorithm with uniform addressing
The same result may be obtained by expressing the computation part in the following way: ðX kiþ1 ; Z kiþ1 Þ MaddðX 1 ; Z 1 ; X 2 ; Z 2 Þ, ðX 1 ; Z 1 Þ MdoubleðX ki þ1 ; Z kiþ1 Þ, where k i is the logical inversion of k i .
5: end if
SwapðX 1 ; X 2 Þ, SwapðZ 1 ; Z 2 Þ 13: end if 14: end for 15: Q MxyðX 1 ; Z 1 ; X 2 ; Z 2 Þ 16: return Q Fig. 1 depicts the flowgraph of one pass of the loop of the scalar multiplication algorithm in which each multiplication is performed in parallel with an addition and/or a squaring. It is assumed that multiplication takes longer than addition and squaring, which makes the critical path of the scalar multiplication operation dependent only on the FF multiplication. Using this technique, the execution time for one pass in the scalar multiplication loop is equal to 6M þ A. Fig. 1 is based on the assumption that only one multiplier is available. Should two multipliers of the same specification be available, then two multiplications may be grouped along with addition and/or squaring and reduce the execution time to 3M þ A clock cycles [21] . It is also possible to utilize more multipliers in parallel [5] .
Data Dependency at Transitions of Iterations
Let M ¼ M p þ c be the number of clock cycles needed for an FF multiplication, where M p ð¼ dm=we for a WS multiplierÞ is the number of clock cycles needed to compute the product, and c is the total clock cycles needed to load the input and unload the product from the multiplier.
If not properly designed, during loading and unloading of operands that require c clock cycles, the multiplier core becomes idle. In the flowgraph shown in Fig. 1 , performance can be improved if the idle period can be reduced. In order to prevent the multiplier core to become idle, a new set of operands need to be fed to the multiplier at every M p clock cycles. At the same time, one needs to make certain that the next multiplication is not dependent on the output of current one because the results will be ready only after M p þ c clock cycles.
The flowgraph of scalar multiplication in Fig. 2 assumes a multiplier with a computation time of M p clock cycles and a total multiplication time of M ¼ M p þ c clock cycle. Each Ã (circle) in the flowgraph corresponds to the start of an FF multiplication. Vertically below each circle, there is a triangle to indicate the end of the multiplication that originated at the circle. The distance between a circle and the corresponding triangle is M ¼ M p þ c clock cycles. The minimum time difference between two consecutive circles (or two consecutive triangles) is the operation rate M p of the multiplier. The result of the multiplication cannot be used before the triangle in the flowgraph, which is M ¼ M p þ c clock cycles after the corresponding circle. We assume that M p > A and M p > S to allow addition and squaring to be performed in parallel with multiplication. In the flowgraph, the multiplier receives its operands regularly and at equal intervals, which is M p clock cycles. Using this scheme, the total execution time is reduced to 5M p þ M þ A clock cycles compared to 6M þ A clock cycles in the flowgraph in Fig. 1 .
Near the bottom of the flowgraph in Fig. 2 , the adder needs to wait until the multiplier computes the field multiplication and the output of the adder would be the next input to the multiplier, which starts on the next iteration. This causes a delay of ðM À M p þ AÞ clock cycles per iteration, which in turn translates into an overall delay of ðm À 1ÞðM À M p þ AÞ clock cycles in the scalar multiplication operation. This delay can be eliminated as follows.
Resolving Data Dependency at Iteration Transitions
Based on Madd(.) in the Appendix, the first multiplication in an iteration of the loop can be either X 1 Ã Z 2 or X 2 Ã Z 1 . We observe that Z 1 , Z 2 , and X 1 are ready before X 2 becomes available in the last FF multiplication in the flowgraph in Fig. 2 . This suggests that the next iteration can be started by X 1 Ã Z 2 operation and before X 2 becomes available. If k i ¼ 0, we may start the next iteration by the X 1 Ã Z 2 operation. However, if k i ¼ 1, the variables are swapped as in Algorithm 2; X 2 in the current cycle goes to X 1 in the next cycle. Therefore, we should start the next cycle with the X 2 Ã Z 1 operation, which is actually a X 1 Ã Z 2 operation. In the new arrangement, the first multiplication in the loop will depend on k i . The complete loop is shown in Fig. 3 .
A switch at the end (or start) of the flowgraph swaps registers properly. Swapping does not take extra clock cycles since the logic is rather simple and can be realized by combinational logic (Algorithm 2). The next iteration starts before the end of the last multiplication. One addition operation, from the end of the previous iteration and termination of one multiplication appears at the start of the next iteration. This is highlighted in Fig. 3 with a boldfaced circle and triangle. As shown, each iteration takes 6M p clock cycles, and the multiplier does not become idle.
The scheme can be implemented by a multiplier that has a computational time long enough to allow an addition or squaring to be performed in parallel with the multiplication. An FF multiplier suitable for this scheme is proposed in Section 4.2. Table 2 summarizes and compares the speedups of scalar multiplication operation as mapped on to the flowgraphs in Figs. 1, 2 , and 3. For FF operations indicated in the flowgraph, high-speed architectures similar to [3] , [9] , [10] , and [11] are assumed. In these architectures, one typically has A ¼ S ¼ 3 clock cycles, M p ¼ dm=we clock cycles, and M ¼ M p þ 3 ¼ 7 clock cycles. The first row in Table 2 serves as a basis of comparison and corresponds to a straightforward hardware implementation of Algorithm 1. As an example of speedups, the bottom row of the table indicates that a scalar multiplication using Fig. 3 is almost 2.75 times faster than that using a straightforward implementation of Algorithm 1.
As shown in Fig. 3 , each multiplication is paired with one squaring. If unnamed curves are used, another multiplier may be employed in parallel with the original multiplier to perform the squaring operation. In the flowgraph, some multiplications take their input from a squarer. The number of cycles in the flowgraph will be affected, unless squaring is performed in M p or less cycles. The critical path of the hardware is not affected as all multiplications and squarings are performed in parallel.
IMPLEMENTATION
The number of clock cycles by itself is not an accurate measure of performance of the system, since the clock rates may vary considerably. Therefore, an implementation is carried out to verify the performance of the system.
Implemented Architecture
Traditional ECPs are based on an instruction set that allows them to execute different scalar multiplication schemes [3] , [9] , [10] . The proposed scalar multiplication scheme is highly optimized toward the execution of the Montgomery ladder in projective coordinates [19] , [22] , [23] . Therefore, it is implemented in the form of a programmable state machine. Fig. 4 shows the basic architecture of the execution unit, which consists of a squaring/addition unit, an FF multiplier, a dual-port 8 Â m bit register file, control unit (not shown), and an address swapping logic. An FF addition or squaring, an FF multiplication, and a load/ 
TABLE 2 Performance with Various Enhancement Methods Assuming that dm=we ¼ 4, A ¼ S ¼ 3 Clock Cycles
save operation from/to the register file can be performed in parallel. A squaring, for example, is performed in three clock cycles-one for each of the following operands: loading the accumulator with data from the register file, squaring, and, finally, saving the result in the register file. The squarer can perform multiple squarings without storing the data in the register file. This property is used in the Itoh-Tsujii inversion algorithm at the end of the scalar multiplication, where a 2 i operation is required. The multiplier and the squaring/addition unit can be loaded with the same data at the same clock cycle to prevent redundant data transfer on the data bus. The register file is used to store the result at the end of each iteration, and finally, the scalar k is stored in a specific registered (not shown) and is provided to the control logic bit by bit at each iteration.
Pseudopipelined WS Finite Field Multiplier with Short Critical Path
A WS multiplication algorithm is applicable to any algebraic ring and essentially offers a time-space tradeoff. It has been employed in [3] , [9] , [10] , and [11] over GF ð2 m Þ. If the word size of w bits is used, the space complexity of the multiplier is OðwmÞ, the critical path is T AND þ dlog 2 we þ T mod , and multiplication will take dm=we þ 3 clock cycles, where T mod is modular reduction time, and loading operands and unloading the result take two and one clock cycles, respectively.
In this section, a pseudopipelined WS FF multiplier is introduced, which uses the pipeline to reduce the critical path and can be used in the proposed scalar multiplication scheme. A polynomial basis representation of the field and a fixed irreducible polynomial are assumed. For multiplying AðxÞ Â BðxÞðmodfðxÞÞ, input AðxÞ is divided into dm=we words, i.e., AðxÞ
where A i 's are each a polynomial of degree w À 1 (degree of A dm=weÀ1 might be less than the degree of other A i 's). Assume that a multiplication starts in clock cycle i. Then, input BðxÞ is loaded in register S in cycle i (see Fig. 5 ). In cycle i þ 1, BðxÞ is copied onto register T , AðxÞ is loaded into S, and A dm=weÀ1 of AðxÞ is loaded into register t. Similar to the way AðxÞ is divided, the content of t is divided into k words A 
The Critical Path
The critical path of the multiplier is maxðpath 1 ; path 2 Þ, where path 1 is the delay of the combinational logic between T and D i registers, and likewise, path 2 is the delay between D i and P registers.
Between T and D i , a w=k-bit by m-bit polynomial multiplication over GF ð2Þ is performed; therefore, path 1 ¼ T AND þ dlog 2 w=keT XOR . In path 2 , first k þ 1 ðm þ w À 1Þ-bit polynomials are added together, and then, the result is reduced mod fðxÞ. Therefore, path 2 ¼ dlog 2 ðk þ 1ÞeT XOR þ T mod , where T mod is the delay of modular reduction.
It has been shown that the reduction operation modulo an r-term irreducible polynomial fðxÞ requires ðrÀ1ÞðmÀ1Þ bit operations, when two m-term polynomials are multiplied. The critical path of the reduction depends on the nonzero terms of fðxÞ. For trinomials fðxÞ ¼ x m þ x k þ 1, where 1 < k < m=2, the critical path is T mod ¼ dlog 2 re ¼ 2T XOR , and 2m À 2 gates are required [8] . Delay calculation for pentanomial irreducible polynomials in the general case is complicated. In our cases, a w-term polynomial is multiplied by an m-term polynomial, and NIST irreducible polynomials are used.
The variable k is used to equalize path 1 and path 2 in order to reduce the overall critical path at the expense of increased number of D i registers. It may be viewed as a parameter that transfers parts of the computation from one stage of the pipeline to the next stage. For k ¼ 1, the critical path is the same as the critical path of the multiplier used in [3] . Table 3 . Since the addition and reduction operation are mixed together by the synthesizer, path 2 ¼ dlog 2 ðr þ k þ 1Þe. Note that either path 1 or path 2 can be set as the critical path. For k ¼ 3, the total scalar multiplication time is reduced by almost 2ðm À 1ÞT XOR , compared to the conventional WS multiplier used in [3] . In the deep-submicron CMOS technology, interconnections and the layout congestion are the major cause of the delay, that is not taken into account here. Therefore, finding the optimum k may require a trial-anderror approach.
Operation
The operation of the multiplier for the special case of dm=we ¼ 4 and k ¼ 2 is presented in Table 4 . It shows register contents for two consecutive multiplications, namely, A Â B and U Â V , assuming a "cold" start. In the table, operands A and U are split as
The key to the fast execution of scalar multiplication is to perform loading of the operands and unloading the results from the computation units in parallel with the FF computations, namely, addition, multiplication, and squaring. As an example, consider the execution of Z 1 ¼ Z 1 Ã X 1 in parallel with squaring X 1 ¼ X 2 1 and Z 2 ¼ Z 1 þ X 2 and the start of another multiplication X 2 Â Z 2 .
1: S X 1 , ACC X 1 {load register S and the accumulator simultaneously} 2: T S, S Z 1 , ACC ACC 2 {The squaring is per formed in one cycle.} 3: ACC Z 1 , X 1 ACC {Load ACC with the next operand (Z 1 is still intact). Save the result in ACC (changing X 1 will not affect the multiplication). Multiplier is still busy} 4: ACC ACC þ X 2 5: S X 2 , Z 2 ACC {Another multiplication can start here, however the result of Z 1 Ã X 1 is not ready yet} 6: S Z 2 7: P Z 1 Ã X 1 {The result of multiplication is ready.}
Multiple Fixed Irreducible Polynomials
Expansion to multiple fixed irreducible polynomials is straightforward. The modular reduction operation in Fig. 5 needs to be replaced with multiple mod modules and be selected using a multiplexer appropriately, and the length of registers need to be expanded to fit the elements of the field with the largest dimension. The equation for the critical path remains the same; it increases in logarithm scale as the underlying field's dimension increases. This arrangement is used in [3] .
Timing
The timing diagram for the flowgraph in Fig. 3 is represented in Fig. 6 . It shows the application of the pseudopipelined WS multiplier in parallel with a squarer and an adder. The smallest dm=we that allows parallel execution with addition and squaring and fits in our FPGA turns out to be four. Consequently, one iteration takes 24 clock cycles. The last multiplication and addition of the ith iteration continues to the ði þ 1Þth iteration, and hence, the execution of scalar multiplication is performed without an idle cycle in the multiplication.
Implementation Results
Results of the FPGA synthesis, place and route (P&R) for Xilinx XC4VLX200 using various fields are shown in Table 5 . These results are improvements over our previous results reported in [21] . The improvements are due to the use of different synthesizer and the removal of extra memory and zero detection circuits used in [21] to support different scalar multiplication algorithms in ASIC implementation. The number of flip-flops in the table partially includes the flip-flops used to implement the 8 Â m bit register file. The synthesizer utilizes unused flip-flops in some slices to implement the register file as well. Note that the FF multiplier is a large combinational circuit, and many flipflops in the allocated slices remain unused. Table 6 shows the synthesis results for dm=we 2 f4; 8; 16; 32g over GF ð2 163 Þ. The proposed scheme is efficient when the runtime of the multiplication is comparable to that of addition/squaring. If the multiplication operation is too slow, i.e., m=w is large, parallel operations and pseudopipelining might not be very effective. On the other hand, if m=w is small, the space complexity of the multiplier becomes much higher than that of adders/ squarers. Therefore, it might be beneficial to use an algorithm with multiple on-the-fly adders/squarers.
Comparison
The implementation results on XC2V2000 using Synplify Pro are reflected in Table 7 , where k ¼ 1 and for the bottom two rows, the conventional quadratic multiplication and the Karatsuba algorithms have been used in the bit parallel multiplier in Fig. 5 . For the Karatsuba version over GF ð2 163 Þ, the 164 Â 41 bit multiplication in Fig. 5 is first decomposed into 40 Â 40 bit multiplication, and then, the Karatsuba algorithm is applied three times along with one 5-bit quadratic multiplication. More efficient schemes can be developed [24] , [25] . Tables 7 and 5 indicate that using two different FPGAs of the same family can result in a large speed difference while the difference in area is small.
In Table 7 , a number of high-speed ECPs are compared with the proposed one. The hardware in [5] uses normal bases. Four FF multipliers are utilized in parallel, and addition and squarings are performed in series with multiplications. Each multiplication is performed in 5 þ dm=pe clock cycles, where p is the degree of parallelism and may be considered as equivalent to w. The maximum p, where the design has been implemented and can fit in a Xilinx XC2V6000 FPGA, is 16. This design is using a composite field that is, however, avoided in some cryptographic systems for security reasons [16] . On the other hand, more efficient schemes are available for FF multiplication over composite fields. The scalar multiplier in [1] is not included in the table above. This is because the scalar multiplier in [1] uses a multiplier for squaring, which increases the total number of multiplications, but it is necessary for the creation of atomic blocks. It also uses two multipliers, which means a larger hardware. Considering an implementation in [1] for a 160-bit scalar (i.e., m ¼ 160) and window-based NAF with a window size of four, an elliptic curve scalar multiplication over GF ð2 m Þ takes 1152ðM þ A þ A þ 0Þ % 87ðm À 1Þ clock cycles (the cost of multiplication, addition, and additive inversion is assumed to be six, three, and zero clock cycles, respectively).
In the scalar multiplication algorithm, a conversion from projective to affine coordinates, which includes an FF inversion, is required at the end of the loop (i.e., Mxy(.)). Using the Itoh-Tsujii algorithm, it takes ðm À 1Þ þ Mðblog 2 ðm À 1Þc þ hðm À 1Þ À 1Þ clock cycles for an inversion. For parameters pertaining to ECC applications, the field-multiplication-related latency term, i.e., Mdlog 2 ðm À 1Þe þ hðm À 1Þ À 1Þ is smaller than ðm À 1Þ and is almost negligible compared to the large number of clock cycles required for a complete scalar multiplication less the conversion. In order to give a simple expression, the field multiplication latency in the inversion is neglected in the total number of clock cycles for a scalar multiplication, as shown in the fourth column in Table 7 . If the extended euclidean algorithm is used, an inversion takes 2m clock cycles [3] . It can be concluded from the The last column in the table shows the algorithmic efficiency defined as throughput/area. It would be more accurate to use throughput/#slices, but slice counts were not reported by the authors of other designs. Therefore, we have used throughput/#LUTs.
Comments
. Security against SPA attack. The Montgomery algorithm is considered to be inherently more resistant against SPA and timing attacks. This is because the computation cost does not depend on the specific bit of the scalar k. For each bit of the scalar, one point addition and one doubling are performed. The proposed scheme has two different execution paths depending on the current bit of the scalar k. Both execution paths have the same complexity and take the same number of clock cycles. If the attacker is not able to separate swapping operation in the whole process, it is expected that the new scheme has the same level of resistance against SPA attacks. . Simple swapping. In order to keep the swapping operation simple, parameters X 1 , X 2 , Z 1 , and Z 2 are stored in a register file. Therefore, this operation is performed by merely swapping the address information, this does not take any additional clock cycles. A simple scheme for swapping is shown in Fig. 7 , which can be considered equivalent to the switching of maximum two gates. The swap signal is generated by the condition in Algorithm 2. . Modular construction. Fig. 3 can be used to derive a straightforward architecture. The basic building block is composed of an adder, a squarer, a multiplier, and a set of registers that hold the output of these units and a data path control unit. The output of the registers goes to the data path control unit. It arranges the data for the next round of arithmetic operation. It takes M p clock cycles for data to be processed in the basic building block. One can cascade m building blocks to construct a pipeline system that outputs the result of one scalar multiplication every M p clock cycles with a latency of mM p clock cycles. . Designing for future FPGAs and multiple multipliers. A WS multiplier with m=w ¼ 1, i.e., a fully bit-parallel multiplier, occupies almost the same area as four multipliers with m=w ¼ 4 while it performs the multiplication in one clock cycle instead of four clock cycles. This suggests that one large multiplier may be used instead of multiple parallel multipliers. Using multiple multipliers, as used in [5] , has the disadvantage that we might not always be able to use all multipliers simultaneously or apply a pseudopipelining technique, which could result in higher time-space complexity. If m=w ¼ 1, based on the flowgraph in Fig. 3 , a scalar multiplication may be performed in about 6ðm À 1Þ clock cycles. The problem is that for a large m, such design does not fit in a single FPGA chip that is presently available commercially.
CONCLUSION
A high-performance scalar multiplication scheme based on the Montgomery scalar multiplication algorithm has been proposed. The proposed scheme has been optimized to be dependent only to the number of FF multiplications. It hides the multiplier's overhead and prevents a pipeline multiplier from stalling.
A pseudopipelined WS multiplier suitable for the scheme has been introduced. The underlying FF multiplier performs loading and unloading of operands for the next operation while it performs the multiplication, and hence, a field multiplication takes dm=we clock cycles, where w is the word size. The gate delay in the critical path of the multiplier is T AND þ dlog 2 ðw=kÞeT XOR , which is smaller than that of conventional WS multipliers.
The proposed scheme performs a scalar multiplication in 25ðm À 1Þ clock cycles, which is approximately 2.75 times faster than a straightforward implementation and 1.6 times faster than the best implementations reported in this category in the open literature.
APPENDIX FUNCTIONS IN ALGORITHM 1
Assume that E is a nonsupersingular elliptic curve over GF ð2 m Þ defined as y 2 þ xy ¼ x 3 þ ax 2 þ b and P ¼ ðx; yÞ 2 EðGF ð2 m ÞÞ. Functions Madd(.), Mdouble(.), and Mxy(.) in Algorithm 1 are defined as follows [19] : In these functions, global variables x and y are the coordinates of the original point P , which are fixed during the computation of kP , and x k and y k are the coordinates of Q ¼ kP . 
